Abstract-Through self-consistent quantum transport simulations, we evaluate the RF performance of monolayer graphene FETs in the bias region of negative output differential resistance. We show that, compared to the region of quasi-saturation, a voltage gain larger than 10 can be obtained, at the cost of a decrease in the maximum oscillation frequency of about a factor of 1.5-3 and the need for a careful circuit stabilization.
I. INTRODUCTION
G RAPHENE has been suggested as a promising material for analog and radio-frequency (RF) applications due to its exceptional electrical properties. In particular, the high mobility and large group velocity can translate to a high device transconductance g m and high cut-off frequency f T , and there is no need for a band gap to switch off the device as in digital applications [1] . Fabricated graphene field-effect transistors (GFETs) exhibiting f T of hundreds of gigahertz have already been reported [2] - [5] , together with the first applications [6] - [9] . However, challenges still remain. Particularly in shortchannel devices, where velocity saturation does not occur, the lack of a band gap leads to poor current saturation (i.e., pronounced drain conductance g d ), which negatively affects the device performance as an amplifier. This is especially true at low frequency, where the ability to amplify signals is expressed by the intrinsic voltage gain g m /g d , which is limited to only few units in monolayer GFETs [8] - [11] , with a record value of 5.3 for channel lengths of the order of 1 µm. While voltage gain is not strictly necessary at high frequency, a large g d also contributes to degrade to some extent the maximum oscillation frequency f max , which is the maximum frequency at which power gain can be be obtained, and, in many applications, represents a more important figure of merit than f T [12] .
To address the above issues, the use of bilayer graphene, where a band-gap can be introduced through a vertical electric field, has been suggested and values of g m /g d as high as 35 have been experimentally demonstrated [13] , [14] . In this paper, as an alternative approach, we study whether the RF performance of monolayer GFETs, in particular the voltage gain, can be improved by choosing the bias point in the region of negative differential drain resistance (NDR), i.e., of negative g d . Such NDR has been observed experimentally in long-channel devices [15] , [16] and predicted by numerical simulations for short-channel lengths as well [17] - [22] , but an analysis of the device small-signal behavior in the NDR region has not been reported yet. Obviously, a device with negative g d cannot be used as amplifier with a high-impedance load, since the resulting circuit is unstable. However, if the load impedance 1/G L is sufficiently low, the parallel of g d and G L can be made positive and, in principle, smaller than the achievable values of g d in the standard bias region of quasisaturation, thus potentially resulting in a higher voltage gain.
The objective of the paper is to numerically investigate the feasibility of the above idea. Steady-state simulations are performed to compute the dc I-V and Q-V characteristics of the device, which allow the extraction of the parameters of a small-signal equivalent circuit and, ultimately, of the analog and RF figures of merit. The device structure, simulation model, and small-signal model are described in Section II. The I-V characteristics are presented in Section III, where the connection between g m and the underlying device physics is also clarified. The circuit stability of the device in the common-source configuration, for a bias point in the NDR region, is analyzed in detail in Section IV. RF performance is discussed in Section V, followed by conclusions in Section VI.
II. DEVICE STRUCTURE AND MODEL
We consider the dual-gate device structure represented in Fig. 1 , which is similar to the experimental one in [4] , although c 2013 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
(a) [19] , [20] or chemically-doped [21] , [22] source and drain regions, but instead we let the doping of the graphene underlap regions between the top gate and the source and drain contacts be controlled by the back gate. The effective doping corresponding to V BS = 9 V is about 1.9 × 10 13 cm −2 . From a technological point of view, such electrostatic doping technique is easier and more controllable, although the dual gate structure introduces some complications due to the additional wiring and management of the high back-gate voltage.
The simulations are performed using an in-house developed code for GFETs, based on the self-consistent solution of the 2D Poisson equation and the ballistic non-equilibrium Green's function (NEGF) equations [24] , with a p z tightbinding Hamiltonian and a mode-space solution approach. The model is the same as the one in [19] but with a different treatment of the interfaces: the source and drain self-energies are computed with the metal-graphene coupling strength ∆ set to zero, and Neumann boundary conditions instead of Dirichlet are used in Poisson's equation at the source and drain ends. Moreover, instead of assuming a finite channel width with periodic boundary conditions as in [19] , the device is taken to be infinite in the transverse direction, so that sums over modes are replaced by integrals over the transverse wavevector. The latter are performed by a Gaussian quadrature with 40 kpoints.
The small-signal frequency behavior of the device is analyzed through the usual quasi-static approximation, which consists in constructing a small-signal equivalent circuit, whose resistive and capacitive elements are extracted from the dc characteristics of charge and current at the various terminals (Fig. 2) . The small-signal circuit model is the same used for silicon MOSFETs [23] , with the back gate acting as bulk terminal. The source/drain charge Q S/D is taken equal to the charge contribution relative to injection from source/drain of the ballistic transport model. Other chargepartitioning schemes are possible: the authors of [25] have checked that different choices of Q S and Q D (with fixed sum Q S + Q D ) have a negligible impact on their results. Source, drain, and gate contact resistances R s , R d , and R g are included in the model as additional parameters. External parasitic capacitances are modeled according to [26] , i.e. through additional capacitive elements between the intrinsic (C int ) and extrinsic (C ext ) gate-source and gate-drain pairs of terminals. Unless stated otherwise, we set R g , C int , and C ext to zero.
III. DC CHARACTERISTICS
The ouput characteristics of the reference device are shown in Fig. 3 , in two regions of the V DS -V GS plane: in the first case (V DS > 0 and V GS ≥ −0.4 V) the device operates as an ntype FET and shows quasi-saturation [26] , [27] ; in the second case (V DS < 0 and V GS ≤ −0.8 V), the device operates as a ptype FET and exhibits NDR, confirming previous simulations of GFETs with metal-doped [19] , [20] and chemically-doped [21] , [22] source and drain regions. The different behavior is due to the formation of either an n-n-n or an n-p-n double junction [20] . The agreement with experiments [15] , [16] is only qualitative due to the gap between the conditions considered in the simulation (20-nm channel length and ballistic transport in ideal graphene) and the limitations of the present graphene technology (e.g., contact resistance and interface effects). NDR is obtained at the cost of lower I D and transconductance g m , as is evident from the trans-characteristics and the corresponding g m vs. V GS plots in Fig. 4 . The peak g m decreases by more than a factor of four. The reason can be ascribed to: (i) reduced transmission due to double band-toband tunneling across the n-p-n junction [28] ; (ii) a transportmode bottleneck effect induced by the Dirac point at the drain side [20] . Similar asymmetric performance with respect to top gate bias in dual-gated structures is observed in experiments [29] , [30] . In Fig. 4 , we also show the results obtained by increasing t ox to 2.4 nm (EOT = 1 nm) or by lowering V BS to 5 V (effective doping of 1×10 13 cm −2 ). As one might expect, a larger EOT leads to significant degradation of the peak g m , in both bias regions, due to reduced electrostatic control of the top gate on the channel potential. In the bias region corresponding to NDR, a lower V BS also goes in the direction of decreasing the peak g m , highlighting the importance of a heavy doping of the source and drain regions in this transport regime. Increasing further the drain degeneracy with respect to the case with V BS = 9 V would require the use of a high-κ substrate material, for the vertical electric field in the back dielectric is already close to the SiO 2 limit of 1 V/nm at V BS = 9 V. On the other hand, since a higher κ also implies a larger back gate capacitance, the back oxide thickness (and consequently V BS ) should be increased to avoid a counterproductive effect on g m .
The extracted small-signal parameters for the bias points of peak g m of the quasi-saturation and NDR regions are provided for reference in Table I . Since the Q-V characteristics (not shown) were found to be affected by numerical noise, we used a Savitsky-Golay filter of order two [31] to compute the parameters in Table I , rather than using finite differences as for the g m plots in Fig. 4 .
IV. STABILITY ANALYSIS
In this section, we study the stability of the reference device in the common-source configuration, at V DS = −0.45 V and V GS = −1.3 V (operating point of peak g m of the NDR region). We consider a channel width W = 1 µm. From the small-signal circuit of The stability of an RF amplifier is usually ensured by requiring that both Y out and Y in have a positive real part in the whole frequency range where the amplifier behaves as an active network [32] :
The "stability circles" technique then allows to find on the Smith chart the range of values of Y A and Y L for which (1) are satisfied at each frequency. Such approach, however, cannot be applied in the present case, since ℜ{Y out } is potentially negative at low frequency, where the device is unilateral. The real part of Y out is plotted as a function of frequency in Fig. 6 left for the case of |Y A | ≡ ∞ (short-circuit at the input port) and for values of R s = R d from 200 down to 50 Ω · µm, i.e. from typical experimental values down to best achievable ones [33] . The low-frequency value of Y out , given by the output conductance g out of the extrinsic transistor
is strongly affected by the source and drain contact resistances, as shown in the figure, but is independent of Y A . We note that stability is still possible if
which represent less restrictive requirements than (1). Acceptable values of Y A and Y L must satisfy both inequalities simultaneously. Let us first start by assuming |Y A | ≡ ∞. We consider here a value of contact resistance of 100 Ω · µm, for which g out = −37.9 mS. To satisfy the first inequality in (3) at low frequency, the negative value of g out must be compensated by a load conductance G L > −g out , as already mentioned in Section I. However, a too large parasitic inductance L L might cancel the effect of G L at high frequency, as illustrated by the plot of ℜ{Y out + Y L } in Fig. 6 -right for different values of L L (see only the curves with L A = R A = 0, the other ones being discussed later). We find that L L must be limited to ≈ 10 pH, an upper bound which should be compatible with an integrated version of the amplifier. Having fixed the values of G L and L L this way, we look for values of load capacitance C L , source resistance R A , and L A that allow to satisfy the second inequality in (3). As shown in Fig. 7 -left, the real part of Y in is not significantly affected by C L . Its negative plateau can be compensated by sufficiently low values of R A and L A (Fig. 7-right) . We find that choosing R A = 50 Ω, which is the typical characteristic impedance of a transmission line, together with the same upper bound of 10 pH for L A as for L L , provides ℜ{Y in + Y A } > 0. The stability of the circuit is finally demonstrated by checking that the same values of R A and L A also give ℜ{Y out +Y L } > 0 (triangles down in Fig. 6 right). Of course, instead of the procedure outlined here, one could also have tested the circuit stability using the standard pole analysis. In summary, we have shown that is possibile to ensure the stability of the circuit by canceling out the negative real part of Y out and Y in through a proper choice of the load conductance G L and the source resistance R A , respectively. The procedure requires: (i) an estimate of the contact resistances and hence of g out ; (ii) small enough parasitic interconnect inductances at the input and output port, or the effect of G L and R A is made void at high frequency.
V. ANALOG AND RF METRICS
The following figures of merit are evaluated for the device in the common-source configuration and biased in either the NDR or quasi-saturation region: dc voltage gain
with load G L , cut-off frequency f T , and maximum oscillation frequency f max . From the small-signal circuit in Fig. 2 , a simple expression for A v0 can be derived:
where g out is given by (2) . f T is obtained by extrapolating the low-frequency short-circuit current gain |H 21 | = |Y 21 /Y 11 | to unity at −20 dB/dec, and f max by extrapolating the low-frequency maximum stable gain MSG = |Y 21 /Y 12 | to unity at −10 dB/dec. f max is defined here with reference to MSG rather than Mason's unilater gain [32] , since the latter cannot be defined in the NDR region. In the case of 
all parasitics (*) all parasitics and by equating their magnitude to unity:
where the total gate capacitance C gg is related to the circuit elements in Fig. 2 through C gg = C gs + C gd + C gb . Let us start considering the peak-g m bias point of the NDR region (V DS = −0.45 V, V GS = −1.3 V) and a value of contact resistance R s = R d = 100 Ω · µm. Again, we assume W = 1 µm. Fig. 8-left shows the frequency magnitude response of the voltage gain v 2 /v 1 for different values of G L (and fixed values of C L and L L ). In accordance with (4), the low-frequency value |A v0 | is strongly peaked around G L = −g out ≈ 37.9 mS. If the difference between G L and −g out is less than 5%, a voltage gain larger than 10 can be obtained. Furthermore, the larger the gain, the smaller the corresponding bandwidth, resulting in an approximately constant gain-bandwidth product GBW of about 200 GHz. In the same figure, we also plot the frequency response of |v 2 /v A | for G L = 37.9 mS (see legend for values of R A and L A ), which is found to be almost identical to |v 2 /v 1 |, indicating a minor effect of the source admittance. Even when including the additional parasitics R g , C int , and C ext , the frequency response does not change significantly. The value of R g = 4 Ω considered here has been calculated in a similar way to [25] , by assuming a tungsten gate (resistivity of 56 nΩ·m) of dimensions W × L g × t g = 1 µm × 20 nm × 60 nm, contacted on both sides [23, Eq. 9.6.2] . The value of C int = C ext = 0.1 fF is the same as in [26] . In Fig. 8 in Fig. 8-right) . In the case of R g = C int = C ext = 0, values of f T = 2.3 THz and f max = 890 GHz are extracted. For comparison purposes, we also plot the transducer power gain G T , obtained with source and load parameters (see legend) that ensure the stability of the amplifier. It can be seen that G T falls off to one at a frequency not too far from f max . Again, the inclusion of additional parasitics has only a limited impact.
Similar plots of voltage gain, current gain, and power gain, but for the peak-g m bias point of the quasi-saturation region (V DS = 0.45 V, V GS = 0.2 V), are shown in Fig. 9 . For reference, Mason's unilateral gain U is also included. Here, the voltage gain |v 2 /v 1 | is computed in the open-circuitload condition, for which |A v0 | takes the maximum value g m /g d ≈ 3.4. It can be noted that the voltage gain bandwidth is significantly wider than in the NDR regime. In the case of R g = C int = C ext = 0, values of GBW = 2.1 THz, f T = 1.1 THz and f max = 2.7 THz are extracted. The higher f T in the NDR case can be explained through the beneficial effect of a negative g d in the denominator of (5), which helps suppress the effect of the source and drain contact resistances. Instead, the lower f max in the NDR regime is caused by the degradation of g m that was discussed in Section III. Interestingly, the effect of non-zero R g , C int , and C ext is stronger in the quasi-saturation regime than in the NDR regime. This can be explained at least in the case of C ext = 0 and non-zero R g and C int , for which Eqs. 5-6 are still valid with C gs and C gd replaced by C gs + C int and C gd + C int , respectively: since g d and g m have opposite sign, they tend to cancel the contributions of the capacitances. The frequency figures of merit extracted in the different cases are reported in Table II . All values reported here for f max are more than an order of magnitude higher than the best values measured in fabricated GFETs (40-70 GHz) [10] , [34] , a fact that has to be mainly attributed to the ultra-scaled EOT considered in the simulations (0.5 nm rather than 10-20 nm). It is worth noting that the ideal GFETs considered here compete in terms of f max with III-V HEMTs [35] , despite the lack of current saturation.
Due to the strong dependence of |A v0 | on the ratio G L /g out (Eq. 4), a strong dependence of |A v0 | on the operating point is expected too, leading to undesirable non-linearity. In order to check this, we have considered the biasing circuit shown in the inset of Fig. 10-left and of Fig. 10 -right, for the quasi-saturation and the NDR case, respectively. The circuit equations have been solved using a spline interpolation of the I-V characteristics with varying V BS . The resulting V 2 -V 1 characteristics and the respective voltage gain characteristics are shown in Fig. 10 . The higher peak of the voltage gain in the NDR region compared to the quasi-saturation region is obtained at the cost of a much narrower voltage range available to the input signal, which thus limits the use of the device to small-swing signals (< 1 mV) such as those present at the input of a high-speed pre-amplifier stage. While in the quasi-saturation regime the voltage transfer characteristics are similar to those obtained in graphene complimentary inverter amplifiers [36] , [37] , in the NDR case they resemble the typical characteristics of an inverter amplifier with a highgain region, thus suggesting negative feedback applications. It should be noted, however, that the output voltage swing is quite limited (< 20 mV).
VI. CONCLUSIONS
In this work, we have investigated the possibility of employing a GFET biased in the region of NDR to achieve higher voltage gains in RF applications. Through a small-signal analysis with parameters extracted from atomistic quantum transport simulations, the stability and RF performance of the transistor in the common-source amplifier configuration have been evaluated. Stability has been found to be a critical issue: compensation of the negative real part of the input and output admittances is required by means of a careful calibration of the source and load networks. Such compensation can be unfeasible if the series parasitic inductance is too large. Voltage gains exceeding the intrinsic gain in the quasi-saturation regime and larger than 10 can actually be achieved. However, this comes at the expenses of a voltage swing available to the input signal smaller than 1 mV and of a reduced bandwidth. Also, f max is found to be smaller than in the quasi-saturation regime as a result of a four-fold decrease of g m , which is intrinsically related to the device physics responsible for the NDR mechanism.
